

Debug Port Requirements for Pentium® II/III Xeon™ Processors

An Application Note

www.arium.com

The following is American Arium's recommendation for implementation of a Pentium II Xeon target debug port.

Debug Port Signal Description

Signal	Pin	Dir	Description	Suggested Termination
TDO	10	O	TAP Data Out (From last processor of scan chain to ITP port)	See below Note 1
TDI	8	I	TAP Data In (ITP port to first processor of scan chain)	See below Note 1
TMS	7	I	TAP Mode Select	See below Note 3
TCK	5	I	TAP Clock. Of the ITP signals, this is the most critical signal.	See below Note 2
TRST#	12	I	TAP Reset	470Ω to ground
BSEN#	14	I	Boundary scan (TAP) enable. ICE has access to TAP signals of CPU when low	See below Note 7
PRDY0#	18	O	Processor PRDY signal. From 1 st processor in single/multiprocessor system.	See below Note 4
PRDY1#	22	O	Processor PRDY signal. From 2 nd processor in a multiprocessor system.	See below Note 4
PRDY2#	26	O	Processor PRDY signal. From 3 rd processor in a multiprocessor system.	See below Note 4
PRDY3#	30	O	Processor PRDY signal. From 4 th processor in a multiprocessor system.	See below Note 4
PREQ0#	16	I	Processor PREQ signal. To 1 st processor in a single/multiprocessor system.	See below Note 5
PREQ1#	20	I	Processor PREQ signal. To 2 nd processor in a multiprocessor system.	See below Note 5
PREQ2#	24	I	Processor PREQ signal. To 3 rd processor in a multiprocessor system.	See below Note 5
PREQ3#	28	I	Processor PREQ signal. To 4 th processor in a multiprocessor system.	See below Note 5
RESET#	1	O	Processor RESET signal.	See below Note 6
DBRESET#	3	I	ICE reset output. When driven low, the target should reset the system and CPU.	240Ω to VCC (2.5V)
DBINST#	11	I	ICE installed. Debug cable grounds this signal, allowing target to detect the ICE.	See below Note 7
VTT	9	O	Target VTT. The ICE uses this to detect target power and establish GTL+ threshold.	1KΩ to VTT (1.5V)
BCLK	29	O	Private copy of BCLK that allows the ICE to provide a TCK that is synchronous with BCLK. In virtually all cases, a synchronous TCK is NOT used or required.	Best connected to Gnd in most cases
GND	2, 4, 6, 13, 15, 17, 19, 21, 23, 25, & 27		Signal grounds. Pin 2 (or sometimes 13) is unique in that it is sensed to determine if a target is attached.	Connect to ground

The resistor values given are typical values. Actual values are dependent on the target layout.

Dir (Signal Direction) is relative to target board. O (Out) is from target to ITP port. I (In) is from ITP port to target.


The Debug Port connection is achieved by way of a 30-pin connector specified as an AMP 104068-3. The pinout and suggested circuitry are fully described in the 1995 edition of the Pentium® Pro Processor Family User's Manual, Volume 1: Specifications, chapters 10 and 16 from Intel Corporation.

The Joint Test Action Group (JTAG) bus for on-module testing is defined in "Test Access Port and Boundary-Scan

Architecture, IEEE 1149.1-1990, 21 May 1990."


Note 1:

Each processor cartridge has an internal pull up resistor on TDI, therefore a pull up should not be added to the target board. The TDO pin on the last slot (#3) requires a 150 Ω pull up resistor to VCC (2.5V) as shown below. Each unused slot must have a terminator card installed that connects TDI to TDO so that the scan chain is not broken.




Note 2:

TCK is the most critical of the ITP signals. A separately buffered copy of this signal must be provided to each processor as shown below. The actual value of the first series resistor (indicated below as 5 Ω) depends on the output resistance of the driver. The combined resistance of the driver and the first series resistor should be 22 Ω . In most cases this resistor will be about 5 Ω . A 2.5V buffer such as a 74LVQ244 or equivalent should be used.




Note 3:

Ideally, each processor of a multiprocessor system should be driven by a separately buffered copy of the TMS signal. The buffer should be a 2.5V driver such as a 74LVQ244 or equivalent with a 47 Ω series resistor located as close as possible to the buffer's output. Alternately, TMS can be routed similar to the daisy chain method shown below.



Note 4:

All four PRDYn# signals are GTL+ signals and should be end terminated to VTT (1.5V) through a 56Ω resistor on the target. The signal supplied to the debug port should pass through a 240 ohm series resistor located as close as possible to the 56Ω pull-up resistor. Do not add any stubs off of these traces. End termination resistor values for GTL signals vary according to the effective trace impedance and VTT power dissipation issues.




Note 5:

PREQn# signals should be pulled up to VCC (2.5V) in the range of 270 ohms to 10K ohms on the target.

Note 6:

RESET# is a GTL+ signal and should be terminated to VTT (1.5V) through 56Ω resistors at both ends of the signal. The signal supplied to the debug port should pass through a 240 ohm series resistor located as close as possible to the nearest terminated end. Do not add any stubs off of this trace.



Note 7:

BSEN# and DBINST# should be pulled up to VCC with a 10K resistor if this signal is used by the target. Otherwise, it may be left open.



14811 Myford Road
Tustin, CA 92780
Voice: 714-731-1661
Fax: 714-731-6344
Web: www.arium.com
E-mail: info@arium.com

Pentium is a registered trademark of the Intel Corporation.

Xeon is a trademark of Intel Corporation.

Copyright© 1999, American Arium